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Abstract
Proving super-polynomial size lower bounds for TC
0
, the class of constant-depth, polynomial-size
circuits of Majority gates, is a notorious open problem in complexity theory. A major frontier is to prove
that NEXP does not have poly-size THR ◦ THR circuit (depth-two circuits with linear threshold gates).
In recent years, R. Williams proposed a program to prove circuit lower bounds via improved algo-
rithms. In this paper, following Williams’ framework, we show that the above frontier question can be
resolved by devising slightly faster algorithms for several fundamental problems:
• Shaving Logs for ℓ2-Furthest-Pair. An n2 poly(d)/ logω(1) n time algorithm for ℓ2-Furthest-
Pair in Rd for polylogarithmic d implies NEXP has no polynomial size THR ◦ THR circuits. The
same holds for Hopcroft’s problem, Bichrom.-ℓ2-Closest-Pair and Integer Max-IP.
• Shaving Logs for Approximate Bichrom.-ℓ2-Closest-Pair. An n2 poly(d)/ logω(1) n time
algorithm for (1 + 1/ logω(1) n)-approximation to Bichrom.-ℓ2-Closest-Pair or Bichrom.-ℓ1-
Closest-Pair for polylogarithmic d implies NEXP has no polynomial size SYM ◦ THR circuits.
• Shaving Logs for Modest Dimension Boolean Max-IP. An n2/ logω(1) n time algorithm for
Bichromatic Maximum Inner Product with vector dimension d = nε for any small constant ε
would imply NEXP has no polynomial size THR ◦ THR circuits. Note there is an n2 polylog(n)
time algorithm via fast rectangle matrix multiplication.
Our results build on two structure lemmas for threshold circuits: a poly-size THR ◦ THR circuit can
be written as
• an OR of polynomially many poly-size THR ◦MAJ circuits;
• an OR of sub-exponentially many poly-size MAJ ◦ MAJ circuits, or as an OR of polynomially
many sub-exponential size MAJ ◦MAJ circuits.
The second structure lemma itself only gives a randomized reduction, which we derandomize nondeter-
ministically to apply Williams’ connection.
With similar techniques, we also show slightly improved algorithms forMAX-SAT and k-SAT would
imply interesting circuit lower bounds:
• Better Algorithms forMAX-SAT Implies Super-quasi-polynomialSYM◦ANDLower Bounds.
A 2n·(1−1/2
(log m)o(1) ) time algorithm for MAX-SAT implies that NEXP has no quasi-polynomial
sizeSYM◦AND circuits. This is to be contrastedwithCNF-SAT, which admits a 2n·(1−1/ log(m/n))
time algorithm.
• Better Algorithms for k-SAT Breaks the log logn Depth Barrier for TC Circuits. An algo-
rithm for k-SAT in 2n·(1−1/k
1/ω(log log k)) time implies that ENP has no linear size (in terms of
wires) O(log log n)-depth TC circuits. The best known algorithm runs in 2n·(1−1/O(k)) time.
∗
Email: lijieche@mit.edu. Supported by an Akamai Fellowship.
1 Introduction
What interesting functions do not have polynomial-size TC0 circuits? Despite substantial research effort
on this question [HMP+93, AK10, AM05, CS15, FKL+01, GHR92, GT93, HP10, HP15, IPS13, IPS97,
Nis93, PS94, ROS94, Wil14a, Tam16, ACW16, KW16] it is consistent with current knowledge that NEXP
has polynomial-size THR ◦ THR or SYM ◦ THR circuits1.
In 2011, a breakthrough result of R. Williams [Wil14b, Wil13a] showed that NEXP does not have
polynomial-size ACC0 circuits, by connecting an appealing algorithmic approach to circuit lower bounds:
circuit lower bounds can be proved by slightly-better-than-trivial circuit-analysis algorithms for problems
such as satisfiability or derandomization. Along these lines, several subsequent works follow Williams’ pro-
gram [Wil13b, Wil14a, BV14, JMV15, ACW16, Wil16, Tam16], and lower bounds for more circuit classes
have been proved by introducing new algorithms, or tightening the connection itself. For an example of the
latter, in the recent exciting work by Murray and Williams [MW17], it is shown that NTIME[npoly(log n)]
does not have polynomial-size ACC0 ◦ THR circuits, via a new Easy Witness Lemma.
The next big challenge for complexity theorists would be to apply Williams’ connection to prove that
NEXP (even NQP2) is not contained in depth-2 threshold circuits. In fact, partial results are already made.
In [Tam16, ACW16], it is shown that ENP is not contained in n2−o(1) size THR ◦ THR circuits.
In this paper, we apply Williams’ connection, together with many new and old tools from the struc-
ture theory of threshold circuits, to show that super-polynomial circuit lower bounds for THR ◦ THR or
SYM ◦ THR would follow from tiny improvements (shaving all polylogs) over the running time of many
fundamental problems in computational geometry.
We also consider two other well-studied fundamental problems MAX-SAT and k-SAT: the canonical
NP-hard optimization problem and the canonical NP-complete problem. The state-of-the-art algorithms
for MAX-SAT are much slower than that of CNF-SAT, and the best known running time for k-SAT has
remained at 2n(1−1/O(k)) for 20 years. We show that (very) modest improvements on their current state-
of-the-art algorithms would imply lower bounds for SYM ◦ AND circuits, and for O(log log n)-depth TC
circuits. These results for MAX-SAT and k-SAT can be interpreted in two ways: either as a barrier for
getting faster algorithms because proving circuit lower bounds is generally considered hard, or as a new
approach for attacking those long-standing open questions in circuit complexity, providing extra motivations
for studying these two problems.
1.1 Our Results
Consequence of Shaving Logs from ℓ2-Furthest-Pair and Related Problems
Our first result is that shaving logs from ℓ2-Furthest-Pair or other related problems in computational ge-
ometry would resolve our open problem in circuit complexity.
Theorem 1.1. If any of the following problems has an n2 poly(d)/ logω(1) n time deterministic algorithm
for polylogarithmic d, then NEXP has no polynomial size THR ◦ THR circuits:
1. Z-OVn,d (Hopcroft’s Problem): Find an orthogonal pair among n points in Z
d.
2. ℓ2-Furthest-Pairn,d: Find the ℓ2-furthest pair among n points in R
d.
3. Bichrom.-ℓ2-Closest-Pairn,d: Given two set A,B of n points in R
d, compute min
(a,b)∈A×B
‖a− b‖2.
1
THR ◦ THR refers to depth-2 circuits consisting of linear threshold gates. SYM ◦ THR refers to depth-2 circuits consisting of
a top SYM gate and many bottom THR gates. See Section 2.1 for formal definitions.
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NTIME[npoly(log n)]
1
4. Z-Max-IPn,d: Given two sets A,B of n vectors from Z
d, compute max
(a,b)∈A×B
a · b.
5. Weighted-Max-IPn,d: Given a weight vector w ∈ Zd and two sets A,B of n vectors from {0, 1}d,
compute max
(a,b)∈A×B
a⊙w b, where a⊙w b :=
d∑
i=1
wi · ai · bi.
The best known algorithms for Z-OV, ℓ2-Furthest-Pair, Bichrom.-ℓ2-Closest-Pair and Z-Max-IP are
of running time n2−1/O(d) [Mat92, AESW91, Yao82], which means there is no improvement when d =
Ω(log n). But note that we do not require a truly-subquadratic time algorithm here: we only need to “shave
all the logs” from the trivial n2 poly(d) running time for polylogarithmic d, and we only need to do so for
one of the above problems. We are optimistic that such algorithms exist, given the rich toolkit (which keeps
growing) available for solving geometry problems.
We also remark here that all problems above except for the last one requires n2−o(1) time when d =
2O(log
∗ n) under SETH [Che18]. But again that conditional lower bound says nothing about whether shaving
logs are possible.
Consequence of Shaving Logs for Approximate Bichrom.-ℓ2-Closest-Pair
Our second result is that shaving logs on problems which are easier than those in the previous section would
imply circuit lower bounds for SYM ◦ THR.
Theorem 1.2. If any of following problems has an n2 poly(d)/ logω(1) n time deterministic algorithm for
polylogarithmic d, then NEXP has no polynomial size SYM ◦ THR circuits:
1. Max-IPn,d: Given two sets A,B of n vectors from {0, 1}d, compute max
(a,b)∈A×B
a · b.
2. Compute a (1 + 1/ logω(1) n)-approximation to Bichrom.-ℓ2-Closest-Pairn.
3. Compute a (1 + 1/ logω(1) n)-approximation to Bichrom.-ℓ1-Closest-Pairn.
The best known algorithms for (1 + ε)-approximation to Bichrom.-ℓ1-Closest-Pair or Bichrom.-ℓ2-
Closest-Pair runs in n2−Ω˜(ε
1/3) time, while the best known algorithm for Max-IPn,d runs in n
2−Ω˜(1/
√
d/ logn)
time (for d ≫ log n). For those algorithms, there is no improvement when ε ≪ 1/ log3 n or d ≫ log3 n.
Also, note that all these problems require n2−o(1) time when d = ω(log n) under SETH [Rub18, Wil05].
But again it seems plausible that there are some clever ways to shave logs in higher dimensional cases.
A more fine-grained statement can be made if we relax NEXP to ENP:
Theorem 1.3. Suppose for a real k > 2, one of the following deterministic algorithms exists:
1. An n2/ logω(1) n time algorithm for Max-IPn,logk n.
2. A (1 + 1/ logk n)-approximation algorithm for Bichrom.-ℓ1-Closest-Pairn in n
2/ logω(1) n time.
3. A (1 + 1/ logk n)-approximation algorithm for Bichrom.-ℓ2-Closest-Pairn in n
2/ logω(1) n time.
Then ENP has no n(k−2)/2−ε1-size SYM ◦ SYM circuits for any ε1 > 0.
Remark 1.4. Note that SYM◦SYM and SYM◦THR are equivalent up to a polynomial size blow-up [HP10,
GHR92]. See also Proposition 2.1 (4).
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Consequence of Shaving Logs for Modest Dimension Boolean Max-IP
Our third result is that shaving logs from moderate dimension Max-IP would imply super-polynomial lower
bound for THR ◦ THR.
Theorem 1.5. If any of the following deterministic algorithms exists, then NEXP has no polynomial-size
THR ◦ THR circuits:
1. An algorithm solving Max-IPn,nε in n
2/ logω(1)(n) time, for a constant ε > 0.
2. An algorithm solving Max-IPn,logk(n) in n
2−ε time for a constant ε > 0 and any integer k.
Note that for small enough ε > 0, Max-IPn,nε can be solved in n
2 polylog(n) time by applying the fast
rectangle matrix multiplication algorithm [Cop82] to calculate the pair-wise inner products. Therefore, we
only need to shave logs on this naive algorithm.
Two Structure Lemmas for THR ◦ THR circuits
The major technical ingredients of our results are two structure lemmas for THR ◦ THR, of interest in its
own right.
Informally, the first lemma says every THR ◦ THR is equivalent to a polynomial OR of Threshold-
of-Majority circuits and the second lemma says that every THR ◦ THR circuit is equivalent to a “subex-
ponential OR” of Majority-of-Majority circuits. For the program of proving THR ◦ THR lower bounds,
this is significant, as exponential-size Majority-of-Majority and Threshold-of-Majority lower bounds are
well-known [HMP+93, FKL+01].
In the following, DOR refers to a “disjoint” OR gate: an OR gate with the promise that at most one of
its inputs is ever true, and Gap-OR refers to a “gapped” OR gate: an OR gate with the promise that either
all inputs are false or at least half of the inputs are true. (See Section 2.1 for formal definitions.)
Lemma 1.6 (Structure Lemma I for THR ◦ THR circuit). Let n be number of inputs and s = s(n) ≥ n be
a size parameter. Every s-size THR ◦ THR circuit C is equivalent to a Gap-OR ◦ THR ◦MAJ circuit such
that:
• The top Gap-OR gate has poly(s) fan-in.
• Each sub THR ◦MAJ circuit has size poly(s).
Moreover, the reduction can be computed in deterministic poly(s) time.
Lemma 1.7 (Structure Lemma II for THR ◦ THR circuit). Let n be number of inputs and s = s(n) be a
size parameter. Let ε ∈
(
log s
n
, 1
)
. For s = 2o(n), every s-size THR ◦ THR circuit C is equivalent to a
DOR ◦MAJ ◦MAJ circuit such that:
• The top DOR gate has 2O(εn) · poly(s) fan-in.
• Each sub MAJ ◦MAJ circuit has size sO(1/ε) · poly(s).
Moreover, the reduction can be computed in randomized 2O(εn) · sO(1/ε) · poly(s) time.
We discuss some immediate applications of the structure lemmas.
3
Equivalence of Non-trivial SAT Algorithms. It is well-known that THR◦THR circuits can be simulated
with depth-3 polynomial MAJ◦MAJ◦MAJ circuits [GHR92]; however, replacing the output MAJ gate with
an extremely simple Gap-OR or DOR gate has extra benefits. For example, any faster SAT algorithm for
THR◦MAJ or MAJ◦MAJ circuits can be used to obtain a SAT algorithm for THR◦THR easily! Formally,
the following two corollaries follow from Lemma 1.6 and Lemma 1.7 directly.
Corollary 1.8. The following are equivalent:
• The satisfiability of THR ◦ THR circuits of size nk can be solved in 2n/nk time for any k.
• The satisfiability of THR ◦MAJ circuits of size nk can be solved in 2n/nk time for any k.
Corollary 1.9. The following are equivalent:
• There is a 2(1−Ω(1))·n time algorithm for the satisfiability of polynomial size THR ◦ THR circuits.
• There is a 2(1−Ω(1))·n time algorithm for the satisfiability of polynomial size MAJ ◦MAJ circuits.
We remark that the first corollary preserves any non-trivial speed up (2n/nω(1) time algorithms), while
the second is coarser, which is due to the sub-exponential blowup (when ε is an arbitrarily small constant)
in Lemma 1.7.
Generalization to Threshold Circuits of Constant Depth. Also, Lemma 1.7 easily generalizes to thresh-
old circuits of any constant depth. In the following LTd denotes threshold circuits of depth-d, while L̂Td
denotes depth-d majority circuits (see Section 2.1 for formal definitions).
Corollary 1.10. Let n be number of inputs and s = s(n) be a size parameter. Let ε ∈
(
log s
n
, 1
)
and d be
a constant. For s = 2o(n), every s-size LTd circuit is equivalent to a DOR ◦ L̂Td circuit such that:
• The top DOR gate has 2O(ε·n) fan-in.
• Each sub L̂Td circuit has size O
(
sO(1/ε)
)
.
Structure Lemma for Polynomial Threshold Functions. Our ideas can also be used to derive a structure
lemma for polynomial threshold functions of degree k, i.e., THR ◦ ANDk circuits:
Corollary 1.11. Let n be number of inputs and s = s(n) be a size parameter. Let ε ∈
(
log s
n
, 1
)
and k
be a constant. Assuming s = 2o(n), an s-size THR ◦ ANDk circuit is equivalent to a DOR ◦MAJ ◦ AND2k
circuit such that:
• The top DOR gate has 2O(ε·n) fan-in.
• Each sub MAJ ◦ AND2k circuit has size O
(
sO(1/ε)
)
.
The above still holds if we replaced both ANDk and AND2k by unbounded fan-in AND gates.
That is, every polynomial threshold function of degree k with arbitrary weights can be simulated by a
subexponential-size disjoint OR of polynomial threshold functions of degree 2k with small weights.
The following corollary follows from that the SAT problem for THR ◦ ANDk circuits is equivalent to
the weighted MAX-k-SAT problem (given a CNF formula ϕ with weights on each clause, find an assign-
ment satisfying clauses of maximum total weight), and that SAT for MAJ ◦ AND2k is equivalent to the
(unweighted) MAX-2k-SAT problem.
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Corollary 1.12. For any integer k, if there is a 2(1−Ω(1))n time algorithm for polynomial size unweighted
MAX-2k-SAT, then so does polynomial size weighted MAX-k-SAT.3
An Application in Communication Complexity. Finally, Structure Lemma I also has an application in
communication complexity.
The connection between threshold circuits and communication lower bounds dates back to [Nis93],
which showed MAJ ◦ THR circuits admit efficient PPcc protocols, therefore the Ω(n) PPcc lower bound
for IP2 (Inner Product) [CG88] implies that IP2 requires 2Ω(n)-size MAJ ◦ THR circuits. Later, [FKL+01]
showed that THR ◦MAJ circuits have efficient UPPcc protocols, hence the 2Ω(n) THR ◦MAJ circuit size
lower bound for IP2 can be derived from the corresponding UPPcc lower bound for it [For02].
Naturally, one may seek similar connections for THR◦THR circuits. In a recent work, [AW17] showed
that THR ◦ THR admits efficient BP ·UPPcc protocols. However, it seems quite hard to prove BP ·UPPcc
lower bounds, as it contains AMcc, which itself has been notoriously hard to prove any non-trivial lower
bound on [GPW18].
In this work, building on our Structure Lemma I for THR ◦ THR circuits. We show that THR ◦ THR
circuits admit efficient RP · UPPcc protocols, which could be potentially easier to prove a lower bound on.
Theorem 1.13. For a function F : {0, 1}n × {0, 1}n → {0, 1}, suppose it admits a THR ◦ THR circuit of
size s, then it also admits a RP · UPPcc protocol of cost O(log s).
Remark 1.14. Therefore, a logω(1) n lower bound on RP ·UPPcc complexity for a function F , implies that
F requires nω(1)-size THR ◦ THR circuits.
See Appendix B for details and a formal definition of RP · UPPcc protocols.
MAX-SAT and SYM ◦ AND Circuit Lower Bounds
Being the canonical NP-hard optimization problem, a huge amount of research effort has been devoted to
finding faster-than-2n algorithms for MAX-SAT [BR99, BF10, BG12, CK04, DW06, GS12, GS17, GK14,
GHNR03, GN00, Hir00, Hir03, KMRR05, KK06, Kul05, KK07, MR99, NR00, SST15, SS03, Wil05].
In turns of getting non-trivial speed up, in [SSTT16], a 2n−n
1/O(t)
time algorithm for MAX-SAT of
m = nt clauses is proposed, which doesn’t give any improvement whenm = nΩ(logn).
This state of affairs is certainly unsatisfactory, as k-SAT and CNF-SAT are known to have much better
algorithms: k-SAT is solvable in 2(1−1/O(k))n time [PPSZ05], while CNF-SAT admits a 2(1−Ω(1/ log(m/n))n
time algorithm [CIP06, DH09], which gives a non-trivial speedup even for sub-exponential m.
Our next result give some evidence why progress on MAX-SAT has been limited. We show that a very
modest improvement over the best known MAX-SAT algorithm would imply super-quasi-polynomial circuit
lower bounds for SYM ◦ AND circuits.
Theorem 1.15. If there is an algorithm for MAX-SAT solving an instance with 2log
k n clauses in 2n/2log
k n
time for every integer k. Then NEXP has no quasi-polynomial size SYM ◦ AND circuits.
Corollary 1.16. An algorithm for MAX-SAT withm clauses in
2
n·
(
1−1/2(log m)o(1)
)
time
implies that NEXP has no quasi-polynomial size SYM ◦ AND circuits.
3
We assume the weights are at most 2poly(n) for making the input polynomial size.
5
Moreover, if the running time for MAX-SAT can be improved to the same as the best-known algorithms
for CNT-SAT, then we would have a much stronger circuit lower bound.
Theorem 1.17. If there is a 2n−Ω(n/ logm) time algorithm for MAX-SAT with m clauses, then ENP has no
2o(
√
n)-size SYM ◦ AND circuit.
SYM ◦ AND Circuits Lower Bounds. The best non-trivial lower bound for SYM ◦ AND is an nΩ(logn)
size lower bound for a function in ACC0 [RW93]. Historically, quasi-polynomial size SYM ◦ AND circuits
are studied mainly because it contains the circuit class ACC0 by depth-reduction [Yao90, BT94, AG94],
and it is connected to Number-On-Forehead communication protocols [HG91]. So it was considered as
a viable approach to prove ACC0 circuit lower bounds. However, even Williams’ breakthrough work on
ACC0 makes crucial use of the depth-reduction result ACC0 ⊆ SYM ◦ AND, it is not clear how to prove
super quasi-polynomial lower bound on SYM ◦ AND itself via his approach, which is unsatisfying.
This question is also interesting as exponential lower bounds for MAJ ◦ AND are trivial to obtain (in
fact, even exponential lower bound for THR ◦MAJ are known [FKL+01]). It would be good to understand
why switching the top gate to a SYM gate makes the problem much harder.
k-SAT and the log log n-Depth Barrier for TC Circuits
Finally, we show a modestly improved algorithm for k-SAT (recall the state-of-the-art running time is
2n·(1−1/O(k))) would imply lower bounds for O(log log n)-depth TC circuits. This is based on the reduction
from TC-SAT to k-SAT in a recent work by Abboud et al. [ABDN18].
Theorem 1.18. A 2n·(1−k
1/ω(log log k)) time algorithm for k-SAT implies that for any constant c > 1, ENP
has no cn-wire depth-(c log log n) TC circuit.
log log n-depth Barrier for TC. In [IPS97], it is shown that parity requires n1+c
−d
-wires for depth-d TC
circuits, which becomes linear when d = Ω(log log n). No non-trivial super-linear wires lower bounds are
known when the depth is Ω(log log n). It is consistent with the current state of knowledge that ENP could
be contained in linear-size O(log log n)-depth TC circuits.
1.2 Related Works
Constant-Depth Threshold Circuit Lower Bounds. For more history on previous works on lower bounds
for constant-depth threshold circuits, see the corresponding sections in [Wil14a, KW16]. We only discuss a
few recent results here.
In 2014, Williams [Wil14a] showed that NEXP is not contained in ACC0 ◦ THR, by devising a fast
satisfiability algorithm for it. The lower bound was recently improved by Murray and Williams [MW17]
to that NQP is not contained in ACC0 ◦ THR. Tamaki [Tam16], Alman, Chan and Williams [ACW16]
proved that ENP is not contained in n2−o(1) size THR ◦ THR circuits (the results in [ACW16] is stronger,
it in fact showed lower bound against ACC0 ◦ THR ◦ THR circuits, with at most n2−ε bottom THR gates).
Most recently, Williams [Wil18a] showed that there are functions in NQP can not be represented by a linear
combination of polynomially many ACC ◦ THR circuits.
Tell [Tel17] constructed a quantified derandomization algorithm for TC circuits with depth d and n1+exp(−d)
wires, and showed that a modest improvement of his algorithm would imply standard derandomization of
TC0, and consequently NEXP 6⊆ TC0.
Using random restriction, Kane and Williams [KW16] proved that any THR ◦ THR circuits computing
Andreev’s function requires Ω˜(n1.5) gates and Ω˜(n2.5)wires. Chattopadhyay andMande [CM17] showed an
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exponential size separation between THR◦MAJ and THR◦THR, by constructing a function in THR◦THR
with exponential sign-rank.
Shaving Logs Implies Circuit Lower Bound. Abboud et al. [AHVW16] showed that shaving logs on
some well-studied sequence alignment problems like Edit-Distance and Longest Common Subsequence
would imply strong circuit lower bounds. In particular, they proved that an n2/ logω(1) n time algorithm for
either of them would imply a 2n/nω(1) time algorithm for poly-size Formula-SAT, from which it follows
NEXP is not contained in NC1. Their reduction is later tightened by Abboud and Bringmann [AB18], which
showed that an n2/ log7+ε n time algorithm for either of them is already enough to imply new algorithm for
Formula-SAT. Chen et al. [CGL+18] showed that shaving a 2(log logN)
3
factor from the naive algorithm
for (constant factor) approximate Closest-LCS-Pair4 and many other problems also implies NEXP is not
contained in NC1.
2 Preliminaries
We begin with some notations for operations on vectors. For two vectors u, v ∈ {0, 1}∗, we use u ◦ v to
denote their concatenation. For a vector u and an integer t, we use u⊗t to denote the vector obtained by
repeating u t times.
2.1 Circuits Classes
Since we discuss many circuits class in this work, we begin with some notations for those classes.
Notations for Circuit Classes. Let x ∈ {0, 1}n be a Boolean input. For w ∈ Rn and t ∈ R, we define
THRw,t(x) (the threshold function) be the indicator function that whether w · x ≥ t. Similarly, we define
ETHRw,t(x) (the exact threshold function) be the indicator function that whether w · x = t. The vector w
and the real t are called the weights and the threshold of the given function THRw,t (ETHRw,t). We say
these weights and thresholds are realizations of the Boolean functions they defined. Note that a function
may have different realizations. One may assume without loss of generality that the weights and thresholds
are integers of absolute value at most 2O(n logn) [MTT61, BHPS10]. For a threshold or exact threshold
function with weight w, we call the linear function L := w · x its associated linear function.
We use MAJn and EMAJn to denote the corresponding threshold (exact threshold) functions when all
weights are 1. Slightly abusing notations, we use THR,ETHR,MAJ,EMAJ to also denote the correspond-
ing classes of functions. We also consider ANDn and ORn, with their usual meanings. We use DORn to
denote the disjoint OR function, that is, an OR function with the promise that at most one input bit could be
true.
We use Gap-ORn to denote the gap OR function, that is, an OR function with the promise that either
all inputs are false or at least half of inputs are true. We also use SYM to denote the class of all symmetric
functions. For a SYM function C , we have C(x) := f
(∑n
i=1
xi
)
, and we call f as its associated function.
For a class of function like THR, we use THRk to denote its sub-class with at most k inputs. For two
classes of functions like THR and SYM, we use THR ◦ SYM to denote the corresponding class of depth-2
circuits. Similar notations are used for more than 2 classes.
4
Given two sets A,B of strings, compute max
(a,b)∈A×B
LCS(a, b).
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We use LTd to denote the depth-d THR circuit class, that is, LTd := THR ◦ . . . ◦ THR︸ ︷︷ ︸
d times
. Similarly, we
use L̂Td to denote its unweighted version, that is, L̂Td := MAJ ◦ . . . ◦MAJ︸ ︷︷ ︸
d times
.
When we refer to a circuit class without specifying its size, we always assume the size is polynomial.
Previous Known Containment Results. We need the following standard circuit classes containment re-
sults for this paper.
Proposition 2.1. The following holds:
1. SYMk ⊆ DORk ◦ EMAJ.
2. THR ⊆ MAJ ◦MAJ [GHR92, Hof96].
3. THR ⊆ DOR ◦ ETHR [HP10].
4. SYM ◦ THR and SYM ◦ ETHR are contained in SYM ◦MAJ [GHR92, HP10].
5. MAJ ◦ THR and MAJ ◦ ETHR are contained in MAJ ◦MAJ [GHR92, HP10].
6. SYM ◦ SYM ⊆ SYM ◦MAJ.
7. ETHR ◦ ETHR ⊆ THR ◦ THR [HP10].
8. AND ◦ ETHR ⊆ ETHR [HP10].
9. ANDk ◦ SYM ⊆ SYM [HP10] for a constant k.
10. EMAJ ⊆ MAJ ◦ AND2 [HP10].
Moreover, all statements above have corresponding polynomial-time, deterministic constructions.
Remark 2.2. We remark that for Item (4) and (5), only Item (5) is explicitly stated in [HP10], but it is not
hard to see that the technique works equally well with a top SYM gate.
We also need the following folklore lemma, which helps us to transform between MAJ ◦ AND circuits
and MAJ ◦OR circuits.
Lemma 2.3. Let x = x1, x2, . . . , xk be the inputs, there are k OR functions O1, O2, . . . , Ok on the inputs
(or their negations) such that:
AND(x) =
(
k∑
i=1
Oi(x)
)
− (k − 1).
Proof. We define
Oi(x) :=
i−1∨
j=1
¬xj
 ∨ xi.
That is, Oi(x) = 0 if and only if the first i − 1 bits are 1, and the i-th bit is 0. Now, note that if
AND(x) = 1, then all bits are 1, which means all Oi(x)’s are 1. When AND(x) = 0, let i be the index of
the first 0-bit, it is easy to see that Oi(x) = 0 and all other Oj(x)’s are 1, and hence
k∑
i=1
Oi(x) = k− 1.
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2.2 Lower Bound From Non-trivial Satisfiability Algorithm
Here we introduce the algorithm-to-lower bound tools established in a serious works of Williams [Wil13a,
Wil14b], and simplified by Ben-Sasson and Viola [BSV14].
Let C be a circuit class, we use C sn to denote the subset of C with n inputs and size ≤ s. Slightly
abusing notation, we also use C sn to denote the corresponding functions of the circuits in C
s
n .
We say a circuit class C is efficiently close under projections, if given the description of a circuit C from
C
s
n , for indices i, j ≤ n and a bit b, the following functions
¬C,C(x1, . . . , xi−1, xj ⊕ b, xi+1, . . . , xn), C(x1, . . . , xi−1, b, xi+1, . . . , xn)
belong to C sn , and their corresponding circuit descriptions can be constructed in poly(s) time.
The following is from [BSV14], we reformulate it a bit for our use here.
Theorem 2.4 (Theorem 1.5 [BSV14]). Let s : N→ N be a growing parameter of n, C be efficiently closed
under projections and Cn = C
s(n)
n . If the satisfiability of functions h = g1 ∧ g2 ∧ g3 where gi ∈ Cn+O(logn)
is in TIME(2n/nω(1)), then there is a function f in ENP such that fn /∈ Cn for infinitely many n’s.
We also need the following two similar connections with circuit lower bound against NEXP.
Theorem 2.5 ([BSV14, Wil13a]). Let C be efficiently closed under projections. If there is an algorithm
solving the satisfiability of functions h = g1 ∧ g2 ∧ g3 where gi ∈ Cnkn+O(logn) in O(2n/nk) time for all k,
then NEXP does not have polynomial size C circuits.
Theorem 2.6 ([BSV14, Wil13a]). Let C be efficiently closed under projections. If there is an algorithm
solving the satisfiability of functions h = g1 ∧ g2 ∧ g3 where gi ∈ Csn+O(logn) where s = 2log
k n in
O(2n−log
k n) time for all k, then NEXP does not have quasi-polynomial size C circuits.
Remark 2.7. We remark that algorithms in both Theorem 2.5 and Theorem 2.6 can in fact be replaced by
co-nondeterministic algorithms with the same running times.
3 Structure Lemmas for THR ◦ THR Circuits
In this section we present our structure lemmas for THR ◦ THR circuits, and discuss some applications.
We first need a simple construction, which will be used in both proofs.
Lemma 3.1 (Mod p exact threshold gate). Let G be a ETHR gate with n inputs, p be a prime and Gp be
the “mod p” version of G. That is, let L and T be the corresponding linear function and threshold of G,
Gp(x) := [L(x) ≡ T (mod p)].
Then Gp can be written as a DOR ◦ ETHR circuit such that
• The top DOR gate has O(n) fan-in.
• All ETHR gates have positive weights and thresholds smaller than O(np).
Proof. Let w1, w2, . . . , wn and T be the corresponding weights and threshold of G. We reduce each weight
wi in G to wi mod p, and get another circuit with associate top linear function L
′(x). We set t = T mod p,
then L(x) ≡ T (mod p) is equivalent to L′(x) = t + k · p for some k ∈ {0, 1, 2, . . . , n}. Therefore, by
enumerating k from 0 to n, we can construct the equivalent DOR ◦ ETHR circuit.
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3.1 Proof for Structure Lemma I
We begin with the proof for Structure Lemma I for THR ◦ THR circuits (restated below).
Reminder of Lemma 1.6 Let n be number of inputs and s = s(n) ≥ n be a size parameter. Every s-size
THR ◦ THR circuit C is equivalent to a Gap-OR ◦ THR ◦MAJ circuit such that:
• The top Gap-OR gate has poly(s) fan-in.
• Each sub THR ◦MAJ circuit has size poly(s).
Moreover, the reduction can be computed in deterministic poly(s) time.
Proof. Let C ′ be the given THR ◦ THR circuit. By negating some of its input gates (THR is closed under
negation), we can assume all weights in the top THR gate of C ′ are ≤ 0. By Proposition 2.1 (3), C ′ can be
transformed into an equivalent THR ◦ ETHR circuit C of size t = poly(s).
Let G1, G2, . . . , Gt, w1, w2, . . . , wt be the ETHR gates on the bottom layer and their corresponding
weights in the top gate in C . By assumption, we also have all wi ≤ 0. Let T be the threshold of the top gate
in C . For all input x, we have
C(x) =
[
t∑
i=1
wi ·Gi(x) ≥ T
]
.
By construction, we can assume that weights in Gi are bounded by 2
nc for a large constant c. Fix an
input x, let p be a random prime from 2 to n2c · t2 · 10 = poly(s), then with probability at least 1− 1/10t,
we have Gpi (x) = Gi(x). Let C
p be the circuit obtained by replacing all Gi’s in C by corresponding G
p
i ’s.
Then we have: (1) when C(x) = 1, by a union bound, with probability at least 1/10, Cp(x) = C(x) =
1. (2) when C(x) = 0, note that for all prime p, we have Gpi (x) ≥ Gi(x) for all i, therefore we must
have
s∑
i
wi · Gpi (x) ≤
s∑
i
wi · Gi(x) < T (all wi’s are ≤ 0) and Cp(x) = 0. Hence, C is equivalent to
a Gap-OR of all Cp’s, and by Lemma 3.1, each Cp can be written as a poly(s) size THR ◦ MAJ circuit,
which completes the proof.
3.2 Proof for Structure Lemma II
We next prove Lemma 1.7. The proof consists of two steps, which are specified by Lemma 3.2 and
Lemma 3.4.
Lemma 3.2 (Weight Reduction at the Top THR gate). Given a THRd ◦ C circuit (a circuit with a top THR
gate of fan-in d) of size s, it is equivalent to a DOR ◦ ETHR ◦ C circuit such that:
• The top DOR gate has poly(d) fan-in.
• Each ETHR gate has fan-in d, whose weights and threshold are positive and smaller than poly(d)·2n.
• The C part is unchanged.
The same statement also holds for a ETHRd ◦ C circuit. Moreover, these reductions can be computed
in randomized poly(s) time.
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Proof. We only consider the THRd ◦ C case, the ETHRd ◦ C case is only simpler.
Let C be the given circuit. First, by Proposition 2.1 (5), C can be transformed to an equivalent DOR ◦
ETHR ◦ C circuit C ′.
Now, we deal with each ETHR gate G separately, note that G also has fan-in d. LetD be the sub-circuit
with top gate G. From the construction, G may have weight of absolute value at mostMold = 2
poly(d).
We next define L : {0, 1}n → Z such that L(x) is the value of the linear function associated with the
gate G when the input is x. That is D(x) = 1 if and only if L(x) = T for the threshold T of G.
Then we pick a random prime number m from 0 to Mnew = d
c · 2n, where c is a sufficiently large
constant. For a fixed x ∈ {0, 1}n, if L(x) 6= T , the probability that L(x) ≡ T (mod m) is smaller than
log(Mold)
Mnew/ ln(Mnew)
=
poly(d)
Θ(2n · dc/(n + c log d)) ≤ d
−c/2/2n,
for a sufficiently large c. Therefore, by a simple union bound, with probability at least 1 − d−c/2, we have
L(x) ≡ T (mod m) if and only if L(x) = T for all x ∈ {0, 1}n. We pick such a primem for gate G.
Finally, by applying Lemma 3.1 with prime m, we can replace G with an equivalent DOR ◦ ETHR
sub-circuit, whose ETHR gates have positive weights and thresholds smaller than poly(d) · 2n.
By a union bound over all ETHR gates, and choose c to be a large enough constant, we complete our
randomized reduction.
Remark 3.3. One can observe that the above reduction indeed only introduces one-sided error. That is,
even it chooses some “bad” primes, the resulting circuit D satisfies the property that D(x) = 1 whenever
C(x) = 1.
Lemma 3.4 (Decomposition of the top ETHR gate). Given an ETHRd ◦ C circuit C (a circuit with a top
ETHR gate of fan-in d) of size s and a real ε ∈
(
log d
n
, 1
)
, suppose the top ETHR gate in C has positive
weights and threshold smaller than 22n. C is equivalent to a DOR ◦MAJ ◦ AND2 ◦ C circuit such that:
• The top DOR gate has 2O(εn) fan-in.
• Each MAJ gate has fan-in dO(1/ε).
• The C part is unchanged.
Moreover, the reduction can be computed in deterministic
2O(εn) · dO(1/ε) + poly(s)
time.
Proof. LetGtop be the top ETHR in C and G1, G2, . . . , Gd be its input gates. Let wi’s and T be the weights
and the threshold of Gtop and L(x) be the associated linear function, we have
L(x) =
d∑
i=1
wi ·Gi(x)
for all input x ∈ {0, 1}n.
Now, note that the binary representations of wi’s and T are of length at most log(2
2n) ≤ 2n, and we
break them into D =
⌈
ε · n
log d
⌉
blocks, each with B ≤ 2/ε · log d bits. Let wi,j ∈ [2B − 1] and Tj be the
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value of wi’s and T ’s j-th block respectively (blocks are numbered from the least significant bit to the most
significant bit).
Consider adding up wi · Gi(x)’s in 2B base and enumerate all D − 1 carries on each position except
for the highest one. Let c1, c2, . . . , cD−1 ∈ {0, 1, . . . , d − 1}D−1 be such a carry sequence. We can see
d∑
i=1
wi ·Gi(x) = T with respect to a carry sequence c is equivalent to that for all j ∈ [D]:
d∑
i=1
wi,j ·Gi(x) + cj−1 = Tj + 2B · cj ,
where we set CD and C0 to be 0 for notational convenience.
That is, after fixing cj’s, for all j,
d∑
i=1
wi,j ·Gi(x) are also forced to be T cj = Tj + 2B · cj − cj−1.
Therefore, consider the sum
ε·n∑
j=1
(
d∑
i=1
wi,j ·Gi(x)− Lcj
)2
.
Checking whether this sum ≤ 0 can be formulated as a poly(d) · 2O(B) = dO(1/ε) size MAJ ◦ AND2
sub-circuit, with input gates G1, G2, . . . , Gd.
Moreover, since each addition process only corresponds to one carry sequence, by enumerate all possible
carry sequence, we can see the above transform Gtop into a DOR◦MAJ◦AND2 sub-circuit with input gates
G1, G2, . . . , Gd, with top fan-in:
dD−1 = dO(ε·n/ log d) = 2O(ε·n),
which completes the proof.
Finally, Structure Lemma II for THR ◦ THR circuits follows directly from Lemma 3.2 and Lemma 3.4.
Reminder of Lemma 1.7 Let n be number of inputs and s = s(n) be a size parameter. Let ε ∈
(
log s
n
, 1
)
,
for s = 2o(n), every s-size THR ◦ THR circuit C is equivalent to a DOR ◦MAJ ◦MAJ circuit such that:
• The top DOR gate has 2O(εn) fan-in.
• Each sub MAJ ◦MAJ circuit has size sO(1/ε).
Moreover, the reduction can be computed in randomized 2O(εn) · sO(1/ε) time.
Proof. By Proposition 2.1 (3), C is equivalent to a poly(s) size THR ◦ ETHR circuit C1.
Then we apply Lemma 3.2 to reduce C1 into a DORpoly(s) ◦ ETHR ◦ ETHR circuit C2, whose second-
layer ETHR gates have positive weights and thresholds smaller than poly(s) · 2n < 22n.
Next we apply Lemma 3.4 to change all second layer ETHR gates in C2 into a DOR ◦ MAJ ◦ AND2
sub-circuits, with top gate fan-in 2O(ε·n). Putting everything together, and note that AND2 ◦ETHR can still
be represented by an ETHR gate, we obtain a DOR2O(ε·n) ◦MAJ◦ETHR circuit, in which all MAJ◦ETHR
sub-circuits have size at most sO(1/ε).
Applying Proposition 2.1 (5) completes our proof. And the running time bound follows from the corre-
sponding time bounds in Lemma 3.2 and Lemma 3.4.
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The following corollary follows directly by setting the parameter ε carefully in Lemma 1.7.
Corollary 3.5. Let n be number of inputs and s = s(n) be a size parameter. Let ε ∈
(
log s
n
, 1
)
, for
s = 2o(n), an s-size THR ◦ THR circuit C is equivalent to a DOR ◦MAJ ◦MAJ circuit such that:
• The top DOR gate has sO(1/ε) fan-in.
• Each sub MAJ ◦MAJ circuit has size 2O(ε·n).
Moreover, the reduction can be computed in randomized
2O(εn) · sO(1/ε)
time.
3.3 Some Applications
Finally, we prove these interesting implications of Lemma 1.6 and Lemma 1.7.
The following corollary follows from Lemma 1.6 directly.
Reminder of Corollary 1.8 The following are equivalent:
• The satisfiability of THR ◦ THR circuits of size nk can be solved in 2n/nk time for any k.
• The satisfiability of THR ◦MAJ circuits of size nk can be solved in 2n/nk time for any k.
Proof. We only need to prove the second item implies the first. Suppose the second item holds, given a
THR ◦ THR circuit of size nk, by Lemma 1.6, it can be reduced to an equivalent Gap-OR ◦ THR ◦ MAJ
circuit of size nkc for a constant c, whose satisfiability can be solved in 2n/nkc time by the first item.
And the following two corollaries follow from Lemma 1.7 directly.
Reminder of Corollary 1.10 Let n be number of inputs and s = s(n) be a size parameter. Let ε ∈(
log s
n
, 1
)
and d be a constant. For s = 2o(n), every s-size LTd circuit is equivalent to a DOR◦ L̂Td circuit
such that:
• The top DOR gate has 2O(ε·n) fan-in.
• Each sub L̂Td circuit has size O
(
sO(1/ε)
)
.
Proof. We apply Lemma 1.7 to the top 2 layers, and then apply Proposition 2.1 (5) recursively to obtain an
equivalent DOR ◦ L̂Td circuit.
Corollary 3.6. For all d ≥ 2, the following are equivalent:
• There is a 2(1−Ω(1))·n time algorithm for satisfiability of polynomial size LTd circuits.
• There is a 2(1−Ω(1))·n time algorithm for satisfiability of polynomial size L̂Td circuits.
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Proof. Suppose we have a 2(1−ε1)n time algorithm for satisfiability of polynomial size L̂Td circuits for a
constant ε1 > 0. Let c be the hidden constant in the big-O notation of the fan-in of the top DOR gate in
Lemma 1.7.
We set ε = ε1/2c and apply Lemma 1.7 to the given LTd circuit. We obtain an equivalent DOR ◦ L̂Td
circuit with top fan-in 2cεn = 2ε1/2·n and polynomial size L̂Td sub-circuits. Then we can apply our algorithm
for solving polynomial size L̂Td to solve the satisfiability of the given LTd circuit in 2
(1−ε1/2)·n time, which
completes the proof.
Note that Corollary 1.9 is simply a special case of the above Corollary when d = 2.
Similarly, the same techniques can be used to derive a structure lemma for THR◦ANDk circuits as well.
Reminder of Corollary 1.11. Let n be number of inputs and s = s(n) be a size parameter. Let ε ∈(
log s
n
, 1
)
and k be a constant. Assuming s = 2o(n), an s-size THR ◦ ANDk circuit is equivalent to a
DOR ◦MAJ ◦ AND2k circuit such that:
• The top DOR gate has 2O(ε·n) fan-in.
• Each sub MAJ ◦ AND2k circuit has size O
(
sO(1/ε)
)
.
The above still holds if we replaced both ANDk and AND2k by unbounded fan-in AND gates.
Proof. We simply apply Lemma 3.2 and Lemma 3.4, and merge each AND2 ◦ ANDk sub-circuits into a
single AND2k gate.
Together with Lemma 2.3, the following corollary is evident.
Reminder of Corollary 1.12. For any integer k, if there is a 2(1−Ω(1))n time algorithm for polynomial size
unweighted MAX-2k-SAT, then so does polynomial size weighted MAX-k-SAT.
Proof. We can use Lemma 2.3 to transform the bottom AND gates to OR gates for THR ◦AND and MAJ ◦
AND circuits, and then the proof are exactly the same as in Corollary 3.6.
4 Shaving Logs from ℓ2-Furthest Pair Implies THR ◦ THR Lower Bound
In this section we show shaving logs on ℓ2-Furthest Pair or other related problems would have exciting
circuit lower bound consequence.
We first show that slightly faster satisfiability algorithm for THR ◦ THR implies circuit lower bound
against THR ◦ THR. Note that this is not obvious as THR ◦ THR circuits are not trivially closed under
intersection, while we have to solve satisfiability for an AND of 3 THR ◦ THR circuits faster.
Lemma 4.1. If there is an algorithm solving the satisfiability of THR ◦ THR circuits of size nk in 2n/nk
time for any k, then NEXP has no polynomial size THR ◦ THR circuits.
Proof. From Theorem 2.5, we have to devise a 2n/ logω(1) n time algorithm for solving AND3◦THR◦THR
circuits of size s = nk with n′ = n+O(log n) inputs.
Given such a circuit C , we first apply Proposition 2.1 (3) to transform it into a poly(s) size AND3 ◦
DOR ◦ ETHR ◦ ETHR circuit C ′.
Note that we can switch the order of DOR and AND3, by treating the first as addition and the second as
multiplication. Then C ′ is equivalent to another DOR ◦ ETHR ◦ ETHR circuit C ′′ of poly(s) size.
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Finally, solving C ′′ can be completed by solving poly(s) ETHR ◦ ETHR sub-circuits, and note that
ETHR ◦ ETHR ⊆ THR ◦ THR (Proposition 2.1 (7)), hence using the algorithm from the assumption
completes the proof.
Remark 4.2. By Remark 2.7, the consequence also holds if the algorithm in Lemma 4.1 is co-nondeterministic.
Lemma 4.3. If there is an algorithm solving Weighted-Max-IPn,logk n or Z-OVn,logk n in n
2/ logk(n) time
for any integer k, then NEXP has no polynomial size THR ◦ THR circuits.
Proof. We consider Weighted-Max-IP first. Suppose there is such an algorithm for Weighted-Max-IP.
By Corollary 1.8 and Lemma 4.1, we only need to devise an algorithm for the satisfiability of THR ◦MAJ
circuits of size nk in 2n/nk time for all k. We do so by reducing the satisfiability problem for THR ◦MAJ
circuits to Weighted-Max-IP or Z-OV.
For simplicity, we assume n is even. Let C be a THR ◦ MAJ circuit of size s = nk and G be its
top THR gate. Let W1,W2, . . . ,Ws, T and L be the weights, threshold and associate linear function of
G. Let G1, G2, . . . , Gs be the corresponding MAJ gates on the bottom layers. We use L1, L2, . . . , Ls and
T1, T2, . . . , Ts to denote their associated linear functions and thresholds.
For each x, y ∈ {0, 1}n/2, we interpret x and y as an assignment to the first half and second half of the
input to C respectively.
For each linear functions Lj , we use Xj(x) and Yj(y) to denote the contribution from x and y respec-
tively. We have
Gj(x, y) := [Xj(x) + Yj(y) ≥ Tj ] .
Note that since each Gj has at most s wires, and therefore 0 ≤ Xj(x), Yj(y) ≤ s. So we now define
uj(x), vj(y) ∈ {0, 1}s+1, such that (uj(x))i = 1 iff i = Xj(x) and (vj(y))i = 1 iff i+ Yj(y) ≥ Tj . Then
we have Gj(x, y) = uj(x) · vj(y). Now we set
u(x) := ◦sj=1uj(x) v(y) := ◦sj=1vj(x) w := ◦sj=1W⊗(s+1)j .
It is easy to see that u(x)⊙w v(y) = L(x, y). Therefore, computing the maximum of u(x)⊙w v(y) for
all x, y ∈ {0, 1}n/2 solves the problem, which can be reduced to a Weighted-Max-IP2n/2,poly(n) instance.
The proof is completed by applying the algorithm for Weighted-Max-IP in the assumption.
The reduction to Z-OV works roughly the same, with the only modification that we transform the THR◦
MAJ circuit into an equivalent DOR ◦ ETHR ◦ MAJ at the beginning (via Proposition 2.1 (3)), and solve
each ETHR ◦MAJ sub-circuits separately via a similar reduction to Z-OV.
Now we are ready to prove Theorem 1.1.
Reminder of Theorem 1.1 If any of the following problems has an n2 poly(d)/ logω(1) n time deterministic
algorithm for polylogarithmic d, then NEXP has no polynomial size THR ◦ THR circuits:
1. Z-OVn,d (Hopcroft’s Problem): Find an orthogonal pair among n points in Z
d.
2. ℓ2-Furthest-Pairn,d: Find the ℓ2-furthest pair among n points in R
d.
3. Bichrom.-ℓ2-Closest-Pairn,d: Given two set A,B of n points in R
d, compute min
(a,b)∈A×B
‖a− b‖2.
4. Z-Max-IPn,d: Given two sets A,B of n vectors from Z
d, compute max
(a,b)∈A×B
a · b.
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5. Weighted-Max-IPn,d: Given a weight vector w ∈ Zd and two sets A,B of n vectors from {0, 1}d,
compute max
(a,b)∈A×B
d∑
i=1
wi · ai · bi.
Proof. The cases of Weighted-Max-IPn,d and Z-OVn,d follow directly from Lemma 4.3.
And the cases for other problems follow from the fact there are efficient reductions from Z-OVn,d to all
of them [Wil18b] (see also Theorem 4.3, Lemma 4.5 and Lemma 4.6 of [Che18] for explicit reductions).
5 Shaving Logs fromApproximateBichrom.-ℓ2-Closest-Pair ImpliesSYM◦
THR Lower Bound
In this section we establish circuit lower bound consequences from shaving logs on Approximate Bichrom.-
ℓ2-Closest-Pair or other related problems.
We need the following Lemma first, whose proof is deferred to the end of this section.
Lemma 5.1. Given a size s AND3 ◦SYM◦SYM circuit C , there is a 2n/2 poly(s) time algorithm reducing
it into s3 Max-IP2n/2,O(s2n2) instances.
To prove Theorem 1.2, we first show the following reductions from Max-IP.
Lemma 5.2. Let n, d be two integers and ε = 1/10d, a Max-IPn,d instances can be reduced to:
• (1 + ε)-approximation to Bichrom.-ℓ1-Closest-Pairn.
• (1 + ε)-approximation to Bichrom.-ℓ2-Closest-Pairn.
Proof. Given a Max-IPn,d instance with two sets A,B ⊆ {0, 1}d. We first consider Item (2). For each
x ∈ A and y ∈ B, we create two points px and qy in Rd+2, such that
px =
(
x,
√
d− ‖x‖22, 0
)
, qy =
(
y, 0,
√
d− ‖y‖22
)
.
We have
‖px − qy‖22 = ‖px‖22 + ‖qy‖22 − 2 · (px · py) = 2 · (d− x · y).
Note that a (1+ε)-approximation to min
(x,y)∈A×B
‖px−qy‖2 imply a (1+ε)2-approximation to min
(x,y)∈A×B
‖px−
qy‖22 = min
(x,y)∈A×B
2 · (d − x · y). Note that ε = 1/10d, we can determine max
(x,y)∈A×B
x · y from the above
approximation immediately, which completes the reduction to Item (2).
For Item (1), we begin by setting up some notations. For t ∈ [d], we use e[t] to denote the Boolean
vector with first t coordinates being 1, and the rest being 0. Recall that for two vectors a, b, we use a ◦ b to
denote their concatenation.
For each x ∈ A and y ∈ B, we create two points px, qy ∈ {0, 1}3d, such that
px = x ◦ e[d−‖x‖1] ◦ e[0], qy = y ◦ e[0] ◦ e[d−‖y‖1].
Note that for each px and qy, there are exactly d coordinates with value 1. Also, note that their inner
product px · qy corresponds to the number of coordinates on which they are both 1. We have
‖px − qy‖1 = 2 · (d− px · py).
Therefore, a (1 + ε)-approximation to min
(a,b)∈A×B
‖px − qy‖1 = min
(a,b)∈A×B
2 · (d − px · py) would be
enough to solve the given Max-IP instance, which complete the proof for Item (1).
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Now we are ready to prove Theorem 1.2 (restated below).
Reminder of Theorem 1.2 If any of following problems has an n2 poly(d)/ logω(1) n time deterministic
algorithm for polylogarithmic d, then NEXP has no polynomial size SYM ◦ THR circuits:
1. Max-IPn,d: Given two sets A,B of n vectors from {0, 1}d, compute max
(a,b)∈A×B
a · b.
2. Compute a (1 + 1/ logω(1) n)-approximation to Bichrom.-ℓ2-Closest-Pairn.
3. Compute a (1 + 1/ logω(1) n)-approximation to Bichrom.-ℓ1-Closest-Pairn.
Proof. By Lemma 5.2, we only need to consider Item (1) here. Note that by Proposition 2.1 (4), we just
need to consider polynomial size SYM ◦ SYM circuit.
By Theorem 2.5, we need to show the satisfiability problem for polynomial size AND3 ◦ SYM ◦ SYM
circuits with n + O(log n) inputs can be solved in 2n/nω(1) time. With Lemma 5.1, it can be reduced to
polynomial many Max2n/2+O(log n),poly(n) instance, apply our algorithm from Item (1), the needed 2
n/nω(1)
time algorithm follows directly.
Finally, we prove Theorem 1.3, which gives more refined circuit lower bounds consequences.
Reminder of Theorem 1.3 Suppose for some a real k > 2, one of the following algorithms exists:
1. An n2/ logω(1) n time algorithm for Max-IPn,logk n.
2. A (1 + 1/ logk n)-approximation algorithm for Bichrom.-ℓ1-Closest-Pairn in n
2/ logω(1) n time.
3. A (1 + 1/ logk n)-approximation algorithm for Bichrom.-ℓ2-Closest-Pairn in n
2/ logω(1) n time.
Then ENP has no n(k−2)/2−ε1 size SYM ◦ SYM circuit for any ε1 > 0.
Proof. Let ε1 > 0, by Theorem 2.4, it suffices to show that the satisfiability of s = n
(k−2)/2−ε1 size
AND3 ◦ SYM ◦ SYM circuits with n′ = n+O(log n) inputs can be solved in 2n/nω(1) time.
We consider Item (1) first. By Lemma 5.1, in 2n
′/2 poly(s) = 2n/2 poly(s, n) time, the aforementioned
problem can be reduced to s3 instances of Max2n′/2,O(s2n′2). Note that s
2n′2 ≤ nk−ε1 .
Therefore, applying the algorithm for Max-IPn,c logn, these s
3 instances of Max2n′/2,nk−ε1 can be solved
in
s3 ·
(
2n/2 · poly(n)
)2
/nω(1) = 2n/nω(1)
time, which completes the proof for Item (1). Applying Lemma 5.2 and proceed similarly, the claim for the
other two cases can also be established.
17
5.1 Proof of Lemma 5.1
To prove Lemma 5.1, we introduce two simple lemmas first.
Lemma 5.3. There are two functions ψxrev, ψ
y
rev : {0, 1}∗ → {0, 1}∗ such that for all integer d and x, y ∈
{0, 1}d, we have ψxrev(x), ψyrev(y) ∈ {0, 1}2d and ψxrev(x) · ψyrev(y) = d− x · y.
Proof. We define two functions ϕx, ϕy : {0, 1} → {0, 1}2 such that:
ϕx(0) := (1, 0), ϕx(1) := (0, 1), ϕy(0) := (1, 1), ϕy(1) := (1, 0).
It is easy to check that for a, b ∈ {0, 1}, a · b = 1− ϕx(a) · ϕy(b). Then, for x, y ∈ {0, 1}d, we define
ϕx(x) ∈ {0, 1}2d as the concatenation of ϕx(xi) for each i ∈ [d], and similarly define ϕy(y) ∈ {0, 1}2d as
the concatenation of ϕy(yi) for each i ∈ [d].
Then we can see ψxrev(x) · ψyrev(y) =
d∑
i=1
ϕx(xi) · ϕy(yi) = d− x · y.
Lemma 5.4. For all integers d and 0 ≤ m ≤ d, there are two mappings ϕxd,m, ϕyd,m : {0, 1}d → {0, 1}O(d
2)
and an integerMd,m, such that for all x, y ∈ {0, 1}d:
• If x · y = m, then ϕxd,m(x) · ϕyd,m(y) = Md,m.
• Otherwise, ϕxd,m(x) · ϕyd,m(y) > Md,m.
Proof. We remark the reduction here is essentially the same as the trick used in [Wil18b]. For a vector
v ∈ {0, 1}∗, we use v⊗k to denote the concatenation of k copies of v.
Consider the following polynomial P (x, y) := (x · y −m)2, we have
P (x, y) = (x · y)2 − 2m(x · y) +m2 = (x · y)2 + 2m(d− x · y) +m2 − 2dm.
For x, y ∈ {0, 1}d, we construct x˜, y˜ ∈ {0, 1}d2 such that x˜i = x⌊(i−1)/d⌋+1 and y˜i = −y(i mod d)+1.
Then we can see x˜ · y˜ =
d∑
i=1
d∑
j=1
xi · yj = (x · y)2. Let ψxrev and ψyrev be the two functions from Lemma 5.3.
For x, y ∈ {0, 1}d, we define
ϕxd,m(x) := (x˜, ψ
x
rev(x)
⊗(2m)) and ϕyd,m(y) := (y˜, ψ
x
rev(y)
⊗(2m)).
Then we have ϕxd,m(x) · ϕyd,m(y) = (x · y)2 + 2m(d − x · y) = P (x, y) + 2dm − m2. And we set
Md,m = 2dm−m2.
Now, if x ·y = m, we have P (x, y) = 0, and therefore ϕxd,m(x) ·ϕyd,m(y) = Md,m. Otherwise, x ·y 6= m
and we have P (x, y) > 0, and hence ϕxd,m(x) · ϕyd,m(y) > Md,m.
Finally, note that ϕxd,m(x), ϕ
y
d,m(y) ∈ {0, 1}d
2+2dm, which completes the proof.
The following corollary follows directly from composing the reductions in Lemma 5.4 and Lemma 5.3.
Corollary 5.5. For all integers d and 0 ≤ m ≤ d, there are two mappings ϕxd,m, ϕyd,m : {0, 1}d →
{0, 1}O(d2) and an integer Md,m, such that for all x, y ∈ {0, 1}d:
• If x · y = m, then ϕxd,m(x) · ϕyd,m(y) = Md,m.
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• Otherwise, ϕxd,m(x) · ϕyd,m(y) < Md,m.
Now we are ready to prove Lemma 5.1 (restated below).
Reminder of Lemma 5.1. Given an AND3◦SYMs◦SYM circuit C , there is a 2n/2 poly(s) time algorithm
reducing it into s3 Max-IPn,O(s2n2) instances.
Proof. For simplicity, we assume n is even throughout the proof. By Proposition 2.1 (1),we can transform
C into an AND3 ◦ DORs ◦ EMAJs ◦ SYM circuit C ′, which can be in turn transformed into a DORs3 ◦
AND3 ◦ EMAJs ◦ SYM circuit C ′′.
Then, for each AND3◦EMAJs◦SYM sub-circuit D of C ′′, we reduce it into a Max-IPn,O(s2n2) instance.
For j ∈ [3], let Dj be the j-th EMAJs ◦ SYM sub-circuit of D, and let G1, G2, . . . , Gs be all the s SYM
gates inDj , and let f1, f2, . . . , fs be their corresponding functions. Let Tj be the threshold of the top EMAJ
gate of Dj .
For each x, y ∈ {0, 1}n/2, we interpret x and y as an assignment to the first half and second half of
the input to D respectively. We use Xi(x) and Yi(y) to denote the contribution of x and y to gate Gi
respectively. Then we have
Gi(x, y) = fi(Xi(x) + Yi(y)).
Now, for an integer t ∈ {0, 1, . . . , n} and a function f : {0, 1, . . . , n} → {0, 1}, we define twomappings
ψfx(t), ψ
f
y (t) ∈ {0, 1}n, such that
ψfx(t)i =
{
1 i = t
0 otherwise
and ψfy (t)i =
{
1 f(i+ t) = 1
0 otherwise.
Then we can see for two integers a, b ∈ {0, 1, . . . , n}, ψfx(a) · ψfy (b) = f(a+ b).
Now, for each x, y ∈ {0, 1}n/2 ,we define
ψjx(x) := ◦si=1ψfix (Xi(x)) and ψjy(y) := ◦si=1ψfiy (Yi(y)).
Therefore, we have
ψjx(x) · ψjy(y) =
s∑
i=1
ψfix (Xi(x)) · ψfiy (Yi(y)) =
s∑
i=1
Gi(x, y),
and consequently
Dj(x, y) =
[
ψjx(x) · ψjy(y) = Tj
]
.
Note that ψjx(x), ψ
j
y(y) ∈ {0, 1}sn. In order to compute the AND of D1,D2 and D3, we make use of
Corollary 5.5, consider
ψx(x) := ◦3j=1
(
ϕxsn,Tj (ψ
j
x(x))
)
and ψy(y) := ◦3j=1
(
ϕysn,Tj(ψ
j
y(y))
)
.
Let M =
3∑
j=1
Msn,Tj . From Corollary 5.5, note that ψx(x) · ψy(y) = M if D1(x, y) ∧ D2(x, y) ∧
D3(x, y), and ψx(x) · ψy(y) < M otherwise. Therefore, let A be the set of all ψx(x)’s for x ∈ {0, 1}n/2,
and B be the set of all ψy(y)’s for y ∈ {0, 1}n/2. We can see A,B form a Max-IPn,O(s2n2) instance and
Max(A,B) = M if and only if D is satisfiable.
Therefore, by reducing all O(s3) AND3 ◦ EMAJs ◦ SYM sub-circuits of C ′′ into Max-IPn,O(s2n2) in-
stances, we solve the satisfiability problem for the equivalent AND3◦SYMs◦SYM circuit C . This completes
the proof.
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6 Shaving Logs fromModest Dimension Max-IP Implies THR◦THR Lower
Bound
In this section we prove Theorem 1.2 (restated below).
Reminder of Theorem 1.5 If any of the following deterministic algorithms exists, then NEXP has no
polynomial-size THR ◦ THR circuits:
1. An algorithm solving Max-IPn,nε in n
2/ logω(1)(n) time, for a constant ε > 0.
2. An algorithm solving Max-IPn,logk(n) in n
2−ε time for a constant ε > 0 and any integer k.
Proof. We first consider Item (2). We want to apply Lemma 1.7 to simplify the given THR ◦ THR circuit.
However, the problem here is that Lemma 1.7 only implies a randomized reduction, preventing us from
applying Lemma 4.1, as that needs a deterministic algorithm.
Fortunately, by Remark 4.2, we only need to come up with a co-nondeterministic algorithm. That is, we
want a nondeterministic algorithm which decides whether a THR ◦ THR circuit of size nk is unsatisfiable
in 2n/nk time for every integer k.
In the following we derandomize the construction in Lemma 1.7 using nondeterminism. Given a THR ◦
THR circuit C of size s = nk, we also construct its negation D = ¬C , with the same size s.
Let ε1 > 0 be a constant to be specified later. We apply the reduction of Lemma 1.7 to both C and D,
and guess all random primes needed nondeterministically alone the way, which takes
2O(ε1n) · sO(1/ε1)
nondeterministic time.
After that, we get two DOR ◦ MAJ ◦ MAJ circuits C ′ and D′, whose top DOR gates have fan-in
2O(ε1n) · poly(s) = 2O(ε1·n), and each sub MAJ ◦ MAJ circuit has size sO(1/ε1). We have to verify that C
and D are indeed equivalent to C ′ and D′. We claim that holds if and only if C ′ ∧D′ are unsatisfiable.
One direction is straightforward. If they are equivalent correspondingly, then D′ is the negation of C ′
too, and C ′ ∧D′ are unsatisfiable.
For the other direction, note that the reduction of Lemma 1.7 only introduces one-sided error (Re-
mark 3.3). That is, for all possible guess and x ∈ {0, 1}n, when C(x) = 1, we must have C ′(x) = 1. And
the same holds for D(x) and D′(x). Therefore, suppose C is not equivalent to C ′ (the case for D and D′ is
similar), it must be the case that there is an x such that C(x) = 0 while C ′(x) = 1. Since C(x) = 0, we
have D(x) = 1 and therefore D′(x) = 1, which means (C ′ ∧D′)(x) = 1, completes the proof of the claim.
Note that C ′∧D′ is an AND2◦DOR◦MAJ◦MAJ circuit. We can switch the order of AND2 and DOR by
treating them as multiplication and addition respectively, and obtain an equivalent DOR◦AND2◦MAJ◦MAJ
circuit, with top-fan in 2O(ε1·n) and sizes of its MAJ ◦MAJ sub-circuits unchanged.
Applying Lemma 5.1, the satisfiability of anAND2◦MAJ◦MAJ circuit can be reduced to poly(sO(1/ε1)) =
nO(k/ε1) Max-IP2n/2,nO(k/ε1) instances. Therefore, by choosing ε1 small enough comparing to ε, we can
obtain a 2(1−ε/2)·n time algorithm for the satisfiability of C ′ ∧D′ from the algorithm in Item (2).
Finally, we reject immediately if we find C ′ ∧D′ is satisfiable. Otherwise, we know C ′ is equivalent to
C , using the same argument we can obtain a 2(1−ε/2)·n time algorithm for the satisfiability of C ′. We accept
only if C ′ is unsatisfiable.
It is not hard to see the above algorithm solves the unsatisfiability problem of THR ◦ THR circuits of
size nk in 2(1−ε/2)·n nondeterministic time for any integer k, which completes the proof.
The case for Item (1) are roughly the same, except for that we apply Corollary 3.5 instead.
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7 MAX-SAT
In this section we show that slightly better exact algorithms for MAX-SAT would have interesting circuit
lower bound consequences.
To prove Theorem 1.15 and Theorem 1.17, we first establish a simple reduction from a SYM ◦ AND
circuit to an equivalent OR ◦MAJ ◦OR circuit.
Lemma 7.1. A size s SYM◦AND circuit is equivalent to a poly(s) size OR◦MAJ◦OR circuit. Moreover,
the latter circuit can be constructed in poly(s) time.
Proof. Let C ′ be the given SYM ◦ AND circuit of size s. We can first transform s to an equivalent poly(s)
size OR ◦ EMAJ ◦ AND circuit C with top fan-in s, since SYMs ⊆ ORs ◦ EMAJs (Proposition 2.1 (1) ).
Now, let C1, C2, . . . , Cs be all the EMAJ ◦AND sub-circuits of C . Since EMAJs ⊆ MAJO(s2) ◦AND2
(Proposition 2.1 (10)), each Ci is consequently equivalent to a poly(s) size MAJ ◦ AND circuit Di.
Let E1, E2, . . . , Et be all the AND gates in Di, by Lemma 2.3, supposing Ej acts on k variables, we
can construct k OR gates O1, O2, . . . , Ok, such that
k∑
i=1
Oi(x) = (k − 1) +Ej(x).
Therefore, Di can be reduced to an equivalent MAJ ◦OR circuit, and the proof is completed.
Now we are ready to prove Theorem 1.15 and Theorem 1.17 (restated below).
Reminder of Theorem 1.15 If there is an algorithm for MAX-SAT solving an instance with 2log
k n clauses
in 2n/2log
k n time for every integer k. Then NEXP has no quasi-polynomial size SYM ◦ AND circuit.
Proof. By Theorem 2.6, it suffices to show that the satisfiability of 2log
k n size AND3 ◦SYM◦AND circuits
with n+O(log n) inputs can be solved in 2n−log
k n time for any k.
By Proposition 2.1 (9), a size s = 2log
k n size AND3 ◦ SYM ◦ AND circuit can be transformed into a
poly(s) size SYM ◦ AND circuit, which can in turn be transformed to a poly(s) = 2O(logk n) size OR ◦
MAJ ◦ OR circuit by Lemma 7.1. Note that by our hypothesis, we have an algorithm solving MAX-SAT
with 2log
k′ n clauses in 2n−log
k′ n time for any k′, and this algorithm can be used to solve the satisfiability
for MAJ ◦OR sub-circuits.
Therefore, the satisfiability of a 2log
k n size AND3◦SYM◦AND circuit can be solved in 2n+O(logn)/2logk
′
n·
2O(log
k n) ≤ 2n−log(k
′
−1) n time for large enough k′. Then the proof is completed by applying Theo-
rem 2.6.
Reminder of Theorem 1.17 If there is a 2n−Ω(n/ logm) time algorithm for MAX-SAT withm clauses. Then
ENP does not have 2o(
√
n)-size SYM ◦ AND circuits.
Proof. By Theorem 2.4, it suffices to show that the satisfiability of s = 2o(
√
n) size AND3 ◦ SYM ◦ AND
circuits with n+O(log n) inputs can be solved in 2n/nω(1) time.
Again, with the same step in the proof of Theorem 1.15, this size s AND3 ◦ SYM ◦ AND circuit can
be transformed into an equivalent poly(s) = 2o(
√
n) size OR ◦ MAJ ◦ OR circuit. With our MAX-SAT
algorithm, the satisfiability of the latter circuit can be decided in
2n+O(logn)−n/o(
√
n)+o(
√
n) = 2n−ω(
√
n)
time, which completes the proof.
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8 k-SAT
We need the following Lemma from [ABDN18].
Lemma 8.1 (Lemma 4.8 in [ABDN18]). There is a polynomial-time many-one reduction from TC-SAT to
CNF-SAT that, given ε ∈ (0, 1) and a depth-d threshold circuit with at most cn wires, with c ≥ 1, produces
a k-CNF formula ϕ on at most (1 + ε)n variables and with
k ≤ (2000(c/ε) log(2c/ε))d + 1.
Theorem 8.2. A 2n·(1−1/k
1/ω(log log k)) time algorithm for k-SAT implies that for any constant c > 1, ENP
has no cn-wire depth-(c log log n) TC circuit.
Proof. For any constant c, suppose we are given a circuit of (cn/3 − 1)-wire and depth-(c log log n − 1),
in order to apply Theorem 2.4, we need to show the AND of 3 such circuits admits a faster satisfiability
algorithm.
Note that AND of 3 such circuits is just a TC circuit of cn-wire and depth-(c log log n), denote that
circuit by C . Let ε be a parameter to be decided later, we apply Lemma 8.1 to transform the satisfiability
problem of C into a k-CNF formula ϕ on (1 + ε)n variables, with
k ≤ (2000(c/ε) lg(4c/ε))c log logn + 1.
Now we set ε so that ε−1 = 2log
t n for a small constant t. We then have log log k = Θ(log log n).
Applying the assumed k-SAT algorithm, the running time can be calculated as
2(1+ε)(1−1/k
1/ω(log log k))n = 2(1+ε)·n·(1−(ε/c)
o(1)) = 2n(1−ε
o(1)) = 2n/ logω(1) n.
The proof is completed by applying Theorem 2.4.
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A An Alternative Proof for Lemma 4.3
Here we present an alternative proof for Lemma 4.3, which reduces the satisfiability problem for THR◦THR
to Weighted-Max-IP directly, without applying Corollary 1.8.
Proof of Lemma 4.3. We are going to apply Lemma 4.1 by reducing the satisfiability problem for THR ◦
THR circuits to Weighted-Max-IP or Z-OV.
Our reduction here roughly follows Theorem 3.1 of [Wil14a], which is itself inspired by [Mat91].
Let LEQ : Z×Z→ {0, 1} be the function that LEQ(a, b) := 1 if a ≤ b and 0 otherwise. For simplicity,
we assume n is even. Let C be a THR ◦ THR circuit of size s = nk and G be its top THR gate. Let
W1,W2, . . . ,Ws, T and L be the weights, threshold and associate linear function of G. LetG1, G2, . . . , Gs
be the corresponding THR gates on the bottom layers. We use L1, L2, . . . , Ls and T1, T2, . . . , Ts to denote
their associated linear functions and thresholds.
For each x, y ∈ {0, 1}n/2, we interpret x and y as an assignment to the first half and second half of the
input to C respectively.
For each linear functions Lj , we use Xj(x) and Yj(y) to denote the contribution from x and y respec-
tively. We have
Gj(x, y) := LEQ(Tj , Lj(x, y)) = LEQ(Tj ,Xj(x) + Yj(y)) = LEQ(Tj −Xj(x), Yj(y)).
And therefore
L(x, y) =
s∑
j=1
Wj · LEQ(Tj −Xj(x), Yj(y)).
Then, for each x ∈ {0, 1}n/2, we construct the vector A(x), such that A(x)j := Tj −Xj(x). Similarly,
for each y ∈ {0, 1}n/2, we construct vector B(y) with B(y)j := Yj(y).
Now, let N = 2n/2. For each j ∈ [s], let Sj be the sorted list of all integers A(x)j ’s and B(y)j’s for
x, y ∈ {0, 1}n/2. If two values are the same, items from A(x)j’s come first. Then we replace each A(x)j’s
and B(y)j’s by their ranks in the list Sj . It is easy to see that this step reduces the weight to [2N ], and
preserves the value of LEQ(A(x)j , B(y)j).
Let t be a parameter to be specified later, for each j, we partition Sj into t buckets, each of size at most
⌈2N/t⌉. Let x, y ∈ {0, 1}n/2 be assignments to A and B, there are two cases:
There is a j ∈ [s] such that A(x)j and B(y)j are in the same buckets. In this case, note that for each
x ∈ {0, 1}n/2, there are at most s · (2N/t) possibly y such that (x, y) belongs to this case. Hence, we can
enumerate all such pairs and check them in N2/t · sc time for a universal constant c.
For all j ∈ [s], A(x)j andB(y)j are in different buckets. In this case, we can safely replace each A(x)j
and B(y)j by the indexes of their buckets, which reduces their range to [t].
Now we define some auxiliary vectors to ease our construction. For k ∈ [t], we define e[k] ∈ {0, 1}t
such that e
[k]
i = 1 if and only if i = k, we also define o
[k] ∈ {0, 1}t such that o[k]i = 1 if and only if k > i.
Recall that for two vectors u, v ∈ {0, 1}∗, we use u ◦ v to denote their concatenation. We define:
u(x) := (◦sj=1e[A(x)j ]) ◦ (◦sj=1e[A(x)j ]),
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v(y) := (◦sj=1o[B(y)j ]) ◦ (◦sj=1e[B(y)j ]),
w := (◦sj=1(Wj)⊗t) ◦ (−M)⊗(s·t).
In which M denote a sufficient large number (can be treated as infinity) and (Wj)
⊗t denotes a vector
repeating Wj t times.
Now, consider u(x) ⊙w v(y), it is straightforward to verify that that value would be very small if there
exists a j ∈ [s] such that A(x)j = B(y)j , and is equal to L(x, y) otherwise.
Therefore, computing the maximum of u(x)⊙w v(y) for all x, y ∈ {0, 1}n/2 solves this case, which can
be reduced to a Weighted-Max-IPN,2st instance.
Setting t = sc · nk′ for an integer k′. The running time becomes O(N2/nk′) plus the running time
for solving Weighted-Max-IP2n/2,O(nO(k)+k′), which is also O(N
2/nk
′
) = O(2n/nk
′
) by our assumption.
Applying Lemma 4.1 completes the proof.
The reduction to Z-OV works roughly the same, with the only modification that we transform the THR◦
THR circuit into an equivalent DOR ◦ ETHR ◦ THR at the beginning (via Proposition 2.1 (3)), and solve
each ETHR ◦ THR sub-circuits separately via a similar reduction to Z-OV.
B Applications of Structure Lemma I in Communication Complexity
In this section we prove Theorem 1.13. First we introduce the formal definition of RP · UPPcc protocols.
Definition B.1 (RP · UPPcc Protocols). For a problem Π with inputs x, y of length n (Alice holds x and
Bob holds y), we say a communication protocol is a RP · UPP communication protocol with cost c if the
following holds.
• Alice and Bob jointly toss c public coins to get a string z ∈ {0, 1}c.
• Given y and z, Bob sends Alice c bits, and Alice decides to accept or not.5 They have an unlimited
supply of private random coins (not public, which is important) during their conversation.
– If Π(x, y) = 1, for at least half z’s from {0, 1}c, Alice accepts with probability > 1/2.
– Otherwise, for all z from {0, 1}c, Alice accepts with probability < 1/2.
Also, we need the following standard fact about THR ◦MAJ circuits.
Lemma B.2 ([FKL+01]). For a function F : {0, 1}n × {0, 1}n → {0, 1}, suppose it admits a THR ◦MAJ
circuit of size s, then it also admits a UPPcc protocol of cost O(log s).
Then Theorem 1.13 follows directly from Lemma 1.6 and Lemma B.2.
Proof of Theorem 1.13. Given a THR ◦ THR circuit C of size s computing F , by Lemma 1.6, it has an
equivalent Gap-OR ◦ THR ◦ MAJ circuit C ′ of size poly(s). Alice and Bob first toss O(log s) public
coins to select a THR ◦MAJ sub-circuit of C ′ at uniformly random, and simulate the O(log s) cost UPPcc
protocols for it by Lemma B.2.
5
In UPP, one-way communication is equivalent to the seemingly more powerful one in which they communicate [PS86].
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